ABSTRACT
INTRODUCTION
The effect of ionizing radiation on silicon MOS devices has been shown to be substantially enhanced at cryogenic temperatures (<=1000K) compared to 2950K due to increased trapping of radiation-generated holes in the oxide which results in large threshold voltage shifts [1,21. In addition, this effect appears to be independent of oxidation type or process [2] .
For ex- ample, it has been demonstrated that a CCD fabricated with a radiation-hard "process-optimized" oxide with a threshold voltage shift of -2.2V at 106 Rad(Si) at 295°K has the same shift when cooled to 90'K at only 1.4x104 Rad(Si) [3] . However, there are space-based and military applications for CCD infrared focal plane imagers and signal processors which operate at cryogenic temperatures (10-1000K) and which will be required to operate in ionizing radiation environments.
To address this requirement for a radiation-hard insulator for cryogenic applications, alternative approaches such as ion-implanted oxides, device operation at high electric fields, very thin gate oxides, and dual dielectric insulators (such as MNOS) have been proposed [4, 5] .
Of these approaches, only the use of a dual dielectric MNOS (metal-nitride-oxide-semiconductor) has been successfully demonstrated to date in a radiation hard CCD test structure [5, 6] . Flatband voltage shifts as small as -1.OV/106 Rad have been measured at 800K on MNOS test devices with appropriate thicknesses of the nitride and oxide layers [7] .
In the MNOS insulator, a thin thermally grown oxide provides a high quality insulator silicon interface necessary for proper CCD operation.
Optimum radiation tolerance is achieved with the thinnest possible oxide which, however, must be thick enough to prevent tunneling of carriers from the silicon to the oxide nitride interface. Typical thicknesses of the MNOS layers are approximately 10 nm oxide/50-100 nm nitride.
In the past, a major drawback to the use of the MNOS structure has been a relatively high density of tCode 6813, Naval Research Laboratory, Washington, D.C. 20375 interface states Dit. Using conventional high temperature annealing, the lowest achievable Dit was approx imately 2-3x10 -/cm2-eV, a value too high to fabricate surface-channel CCDs with acceptable charge transfer efficiency [5, 6] . A new technique, hydrogen implantation, has been developed to fabricate MNOS SC-CCDs with much reduced Dit (typically about lxlO9/cm2-eV at midgap) and much improved transfer efficiency [8, 9] .
If possible, it would be desirable to develop radiation-hardened versions of both a surface-channel (SC) and buried channel (BC) MNOS CCD. Each type has its own relative advantages and disadvantages--for example, the SC-CCD has a higher signal charge capacity (useful in hybrid IR focal plane array technology), while the BC-CCD has a much better transfer efficiency. Considering radiation-hardening, there are two significant differences between SC and BC devices: (1) Threshold voltage shifts in the MNOS insulators depend on the electric field in the insulators during irradiation [71 (see fig. 3 ), and the electric field is a function of the device type. For typical operating conditions, the (N-channel) SC-CCD should be more radiation tolerant than the (N-channel) BC-CCD [5] . ( 2) The SC-CCD is much more sensitive to the creation of interface states by ionizing radiation because the signal charge in the SC-CCD is in intimate contact with the interface, whereas signal charge in the BC-CCD resides several hundred nanometers away from the interface.
However, recent measurements have shown that the formation of interface states by ionizing radiation is either substantially reduced or completely suppressed when cooled to 80K [6, 10, 11] .
Thus it is desirable to determine whether there is sufficient suppression of interface state formation by radiation at 80'K to achieve a radiation-hard SC-CCD.
Recent work on p-channel SCCCDs has demonstrated substantial, but not complete, suppression [6] .
In this work, the radiation tolerance of CCDs fabricated with the hydrogen implantation techniques is determined.
Radiation effects are reported for MNOS test structures and CCDs with extremely low interface state density (Dit 0lx1O9 states/cm2-eV).
Both Nsurface-and N-buried-channel CCDs are operational following 1x106 Rad(Si) dose at 800K. These are the first reported radiation effects on N-channel CCDs fabricated with radiation-hard MNOS CCD technology; previous measurements have been on p-channel devices [5, 6] . No significant degradation in the radiation tolerance of the MNOS structure due to the hydrogen implant process is observed.
CCD FABRICATION
The fabrication process for the N-channel CCDs is shown in Table I . For clarity, only the high temperature and photoengraving steps are shown. This is a typical N-channel CCD process which includes phosphorous gettering for high minority carrier lifetime, field region self-aligned to the P+ channel stop, two levels of phosphorous doped polysilicon gates, and an aluminum interconnect level.
The The hydrogen implantation process used to achieve an extremely low density of interface states in these devices has been described in some detail previously [7, 81 and will be described only briefly here. A cross section of the MNOS insulators in the gate and insulator field regions of the CCD is shown in Fig. 1 (Fig. 4) .
The CCDs were operated as dynamic shift registers at 250 kHz with phase clock swings of +2 to +10V (SC-CCD) or -7 to +8V (BC-CCD) (referenced to the substrate).
During operation, the electric fields in the oxide of the MNOS insulator (CCD transfer section) are typically 1-2x105 V/CM in the SC-CCDs and -5x105 V/cm in the BC-CCDs (calculated for no signal charge under the MNOS gate, a condition which exists for a minimum of 95% of the time during operation). Note that the electric field in the BC-CCD is reversed and increased in absolute magnitude compared to the SC-CCD, which will have a strong effect on the threshold voltage shift (see Fig. 3 ).
Threshold voltage shifts at the CCD input gate were obtained by measuring the input gate voltage required to obtain a small (100 mV) signal at the CCD output with fixed dc bias on the input diode. Threshold voltage shifts in the source-follower output transistor were obtained by measuring the output voltage at the source of the transistor and multiplying by a small correction factor to account for the voltage gain of the source follower which is typically about 0.9 for a 10 kohm load resistor. The source follower transistor gate is 8pm long by 12pm wide with the same MNOS gate insulator as the rest of the CCD. In order to convert a voltage measured at the output of the CCD to signal charge, the charge amplification of the CCD output amplifier, typically about 9x10-13 coul/V, was measured for each device after each incremental irradiation. The gain of this amplifier decreased by less than 5% for all devices measured up to 106 Rad(Si).
The density of interface states in the CCDs was measured by the periodic pulse technique [16,171. A group (or "burst") of about 5 charge packets is entered into the CCD which is operated continuously as a shift register. The burst is transferred to the output where the loss in the first packet Qloss is measured. Qloss is given by [16] :
where the first term describes the loss due to interface states and is a function of the time between bursts tb, C is a constant loss due to all other sources besides interface states and assumed to be independent of tb, A is the total CCD area, and Tt is the CCD transfer time (Tt=1 Ps for 250 kHz operation with 4-phase clocks). [17] ). Note that the periodic pulse technique is applicable to BC-CCDs as well as SC-CCDs so long as the signal charge packets are large enough to exceed the capacity of the buriedchannel and thereby interact with the interface states [17] . It is estimated that using the periodic pulse technique, values of Dit are accurate to -15, +40%, where the major source of error is edge effects which prevent the charge packets from contacting the interface states near the edges of the gates which results in an overestimation of the effective area A [17] . Relative comparisons of Dit values between devices of the same geometry, or the same device at different doses, do not suffer from this effect and are more accurate, estimated at ±15%.
Although Eq. (1) is derived with the assumption that there is no energy 4199 dependence of Dit (E), in practice this restriction may be relaxed as long as Dit is "slowly varying", a condition satisfied by the devices here.
EXPERIMENTAL RESULTS

PRE-IRRADIATION CCD CHARACTERISTICS
A summary of CCD devices and pre-irradiation characteristics is shown in Table II [5, 6] .
Measurements of transfer inefficiency e(n 1-efficiency) shown in Table II are all made without bias charge (or "fat zero") which is a technique to constantly maintain a small signal in the CCD to reduce charge trapping and thereby improve the transfer efficiency. Pre-irradiation C in the SC-CCDs is very good, typically lxlO-4 or less at 295°K, which reflects the very low values of Dit in these devices. Substantial improvement in £ is observed in the SC-CCDs with the addition of bias charge; for example, a factor of 2-3 improvement is obtained with 5% (of the maximum signal) bias charge. e is somewhat higher in both CCDs at 800K compared to 2950K because of increased Dit near the conduction band edge in the SC-CCDs and the onset of electron trapping by donors on the buried-channel in the BC-CCD [15] ; both effects have been observed previously and are not related to the MNOS gate insulator structure.
RADIATION EFFECTS IN TEST STRUCTURES
In order to model the threshold voltage shifts in the complex CCDs, MNOS test capacitors with 9.0 nm oxide/77 nm nitride were fabricated and radiation tested at 80"K.
Flatband voltage shifts AVfb obtained from 1 MHz C-V data have been measured as a function of gate bias applied during irradiation as shown in Fig. 3 for a total dose of 10 Rad(Si).
The absolute magnitude of AVfb is quite small, in the range -1 to -2V, due to the thinness of the oxide layer and some electron trapping in the nitride layer which compensates the trapped holes in the oxide. The CCDs operate with electric fields at the interface which are usually much less than 1.0x106 V/cm, which corresponds to the gate bias range between -5 and +5V in Fig. 3 .
AVfb is larger at negative gate bias compared to positive gate bias as observed previously [7] ; however, the shift at moderately negative gate bias is somewhat smaller in this work due to the combined effects of thinner insulator layers and the high temperature oxidation step that the nitride is now exposed to (step 14, Table I ).
In Fig. 3 , data is shown from three samples from a single wafer of test capacitors which differ only by the amount of implanted hydrogen used to reduce the interface state density.
Two samples are implanted with 5x1015 or 1x1016 H1+/cm2, and the third sample is an unimplanted control. There are only minor differences in the AVfb data for these samples, differences which are less than the sample-to-sample variations typically observed and which are mainly caused by variations in nitride thickness across the wafer.
Therefore, the data in Fig. 3 Fig. 3 ; however, the measured shifts were 20-40% larger, apparently due to the slightly thicker gate nitride layer.
In order to insure that the measured flatband voltage shifts are representative of threshold voltage shifts in actual transistors and CCDs, a few measurements were made on MNOS test transistors from process lot 4-4, wafer 2.
Transistor drain current was measured in the low-field linear regime with a 50 mV source-to-drain voltage for large area 500pm x 500pm transistors irradiated at 80°K with the gate tied to the substrate as shown in Fig. 4 for total doses of 0, jx106, and 2x106 Rad(Si). The main effect of the radiation may be described as simply a parallel shift of the transistor characteristic to more negative gate voltage. The threshold voltage shift from this data is -0.60V at 1x106 Rad(Si) and -0.96V at 2x106 Rad(Si) Transistor characteristics in linear region for MNOS transistor before and after irradiation at 800K. Primary effect of the radiation is simply a negative shift in the characteristic.
measured at lpA drain current, somewhat smaller than the data from test capacitors shown in Fig.3 . A second order effect shown in Fig. 4 is that the subthreshold transistor characteristic is not quite as steep a function of Vg following irradiation, an effect which is probably caused by increased lateral non-uniformities of the trapped charge in the irradiated devices.
The low-field inversion layer electron mobility in these transistors is high (3.0xlO3cm2/V-s) at 800K, an indication of the high quality interface obtained in the MNOS structure.
No decrease in electron mobility was observed following 2x106 Rad(Si) dose. At 2950K the peak mobility is about 900 cm2/V-s.
In addition to measuring flatband voltage shifts, the density of radiation-induced interface states has been measured in MNOS test capacitors by a simplified but very sensitive ac conductance technique [14] . Dit for capacitors irradiated at 2950K and 80GK with +5V applied to the gate during irradiation is shown in Fig. 
5.
At 2950K, Dit increases from a pre-irradiation value of 3.0x108 states/cm2-eV to j.jxj012/cm2-eV at 106 Rad(Si). However, at 800K, essentially no increase in Dit is observed from the pre-irradiation value of about 1x109/cm2-eV. This data in Fig. 5 Results are in good agreement with test capacitor data (Fig. 3) .
At the SC-CCD output transistor, AVth = -1.1V is measured at 106 Rad(Si) total dose (Fig. 6 ). The shifts at both the input gate and output transistor are about a factor of two larger than anticipated from results on test capacitors (Fig. 3 ) and the SC-CCD (Fig. 6) , perhaps caused by processing errors during deposition of the gate nitride.
At the SC-CCD input gate, AVth = -2.1V is measured at 106 Rad(Si) total dose (Fig. 6 ). This value is almost twice that measured at the output transistor, although the MNOS insulators in the two structures should be the same; the different shifts are caused mainly by the different effective gate bias conditions while operating during irradiation.
The bias applied to the input gate is a -5 to +8V pulse with most of the time (>90%) spent at -5V.
These results are at least qualitatively consistent with the threshold voltage shifts obtained on test capacitors (Fig. 3 ) which show larger shifts at negative gate voltages.
AVth for the BC-CCD irradiated while operating at 80'K is shown in Fig. 7 .
AVth is about a factor of 2 larger at the CCD input gate compared to the output transistor, similar to the SC-CCD data.
The input and transfer sections of the BC-CCD operate at negative electric field in the MNOS insulators due to the effect of the (depleted) buried-channel, and therefore from the data on test capacitors (Fig. 3) these sections are expected to show larger shifts than the SC-CCD.
However, the output transistor of the BC-CCD is identical to the SC-CCD (i.e., no buried-channel in the BC-CCD output stage) and also is biased in exactly the same manner, so the same shift should have been observed. This difference is not understood; however, the larger AVth in the BC-CCD may be due in part to a more radiation sensitive MNOS structure, perhaps related to the processing error which produced nitride layers in lot 4-7 considerably thicker than desired (Table II) .
With the particular CCD devices available, it was not possible to measure AVth directly on the CCD transfer gates.
However, because these gates typically operate at relatively low electric field most of the time (see "CCD Operation") where AVth is at a minimum, shifts in the CCD transfer gates are expected to be at least no worse than the data shown in Figs. 6 and 7 . The threshold voltage shift data in these two figures although complicated by the effects of gate bias, show hat the shifts observed in the operating devices are not substantially worse than expected from the test capacitor results (especially when thicker nitride in the CCDs is accounted for), and that the devices are reasonably radiation hard.
-a n -0. Both devices survive 106 Rad total dose; however, a substantial increase in e occurs in the SC-CCD but not the BC-CCD. A model involving charge buildup in the interelectrode gap (and not interface state generation) is proposed to explain the SC-CCD results (see text).
The most important feature of the CCD transfer efficiency data in Fig. 8 is that both devices survive 106 Rad and continue to operate without change in the operating biases.
A moderate increase in transfer inefficiency is observed in the BC-CCD at exposures above lx105 Rad.
This effect is most likely caused by effective changes in the operating points due to threshold voltage shifts which may be as large as -4V at 106 Rad (see Fig. 7) . It is also possible that part of the degradation is related to the formation of potential barriers in the interelectrode regions (see Fig. 11 and related discussion).
For actual applications, it is anticipated that the maximum allowed threshold voltage shift in the CCD transfer section would be no more than -IV; thus the BC-CCD could be considered "radiationhard" to about 2x105 Rad.
With a reduction in the thickness of the nitride to about 50 nm, the radiation tolerance should be improved by nearly a factor of 2.
As shown in Fig. 8 , transfer inefficiency e in the SC-CCD increases dramatically with dose from 1.7x10-4 pre-irradiation to 5.3x10-2 at 106 Rad. Although substantial improvement in SC-CCD transfer efficiency may be obtained by operating with a small amount of bias charge (Fig. 9) , the basic trend of increasing e with increasing dose remains the same.
To confirm this experimental observation, three SC-CCDs from a different process lot (lot were irradiated at 800K with 0, +5 or -5V on all gates during irradiation. The bias charge significantly improves e at all doses but does not eliminate the radiation-induced degradation in CCD transfer.
several devices from each of two completely independent process lots and has also been shown not to depend on the gate bias during irradiation.
This large increase in e in SC-CCDs irradiated at 800K was not anticipated before the experiment was performed. In an SC-CCD, the transfer efficiency at frequencies below about 10 MHz is usually controlled by interface state trapping. Since previous measurements and results on MNOS capacitors in this work (see Fig. 5) show that interface state generation by ionizing radiation is suppressed at 80°K, no change in SC-CCD transfer efficiency would be expected.
It is possible that, despite previous results, interface states may be created in the SC-CCD by radiation at 80°K due to some unknown, unique feature in the CCD processing or structure.
In order to check this hypothesis, interface state densities in several MNOS BC-CCDs from process lot 4-7 have been measured by the periodic pulse technique following irradiation at 800K.
As shown in Fig. 10 , only a very slight increase in Dit of 1.7x109 states/cm2-eV at 106 Rad is observed in the BC-CCDs.
This increase is not nearly large enough to explain the degradation in SC-CCD transfer efficiency.
Another possible cause of the degradation is the formation of potential energy barriers or wells due to trapping of radiation-induced charge in the insulators between the polysilicon gates. A cross-section of this region is shown in Fig. 11 (top) . A considerable amount of charge will be created by radiation in the relatively thick (250 mn) oxide between the polysilicon layers.
The holes will be trapped throughout that oxide, while trapping of the relatively mobile electrons will probably occur at the nitride/inter-gate oxide interface just as it has been shown to occur at the gate oxide/ nitride interface of the gate MNOS insulators [18] . While a detailed analysis of this effect must await detailed two-dimensional mathematical modeling, it is clear that significant net charge trapping of either polarity may cause the formation of a potential barrier or well in the interelectrode region which reduces CCD transfer efficiency [19, 20] . At 800K TOTAL DOSE [RAD (SiS] 4203 early in the development of CCDs caused by the build-up of positive ionic charge in the gap between nonoverlapping phase gates and was a major factor in the development of overlapping gate technology [19] . In a p-channel CCD, net hole trapping in the gap region would lead to the formation of potential barriers which also reduce transfer efficiency. Poor charge transfer efficiency in CCDs caused by small potential wells may be improved by increasing the voltage swing applied to the gate electrodes, because the higher fringe field from the electrode acts to reduce the depth of the well [19, 20] . On the other hand, charge trapping by interface states depends to first order only on occupation statistics and should be independent of the clock voltage swing [161.
With this difference in mind as a test of the proposed model, transfer efficiency £ was measured as a function of clock voltage swing in a 20-bit SC-CCD irradiated to 106 Rad at 800K.
For a variation in clock voltage swing from 7 to 16V, e decreased by a factor of 6, which is strong experimental evidence in favor of the potential well model.
In the BC-CCD, charge transfer occurs close to the metallurgical junction of the buried-channel and substrate, far (approx. 500 nm) from the insulators. At this distance, the fringe electric field from the gates is much more effective at negating any small potential well or barrier caused by charge trapped in the interelectrode region [20] .
Thus, the proposed model explains why the transfer efficiency degradation is much worse in the SC-CCD compared to the BC-CCD.
CCD ANNEALING
It has been shown in this work and elsewhere [6, 10, 11] The CCD is an excellent device for this because one measurement of Dit using the periodic pulse technique takes only about 30 seconds using automated equipment.
In Fig. 12 
